{"id":1171,"date":"2021-02-06T00:01:11","date_gmt":"2021-02-06T00:01:11","guid":{"rendered":"http:\/\/fpganow.com\/?p=1171"},"modified":"2021-02-06T00:01:11","modified_gmt":"2021-02-06T00:01:11","slug":"okay-parsing-udp-in-labview-fpga-works","status":"publish","type":"post","link":"https:\/\/fpganow.com\/index.php\/2021\/02\/06\/okay-parsing-udp-in-labview-fpga-works\/","title":{"rendered":"Okay, Parsing UDP in LabVIEW FPGA Works"},"content":{"rendered":"\n<p>I got something working &#8211; with live hardware plugged in to my network. I used the larger version of the Arty Artix-7 board, which cost $250 USD, and made my own custom reader for the LabVIEW FPGA Network library.\u00a0 I did not implement network writing features, nor do anything with the payload.\u00a0 Nevertheless, this is a Proof-of-Concept and can be used to make a nice FPGA accelerated network application.<\/p>\n<p>Anyway, follow these instructions if you are Savvy enough with LabVIEW and you can examine the code.<\/p>\n<p>But first, a crude diagram of what is going on:<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/overview.png\"><img loading=\"lazy\" decoding=\"async\" class=\"alignnone size-full wp-image-1173\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/overview.png\" alt=\"\" width=\"1255\" height=\"968\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/overview.png 1255w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/overview-300x231.png 300w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/overview-1024x790.png 1024w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/overview-768x592.png 768w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/overview-1200x926.png 1200w\" sizes=\"auto, (max-width: 1255px) 100vw, 1255px\" \/><\/a><\/p>\n<p><span style=\"text-decoration: underline;\"><strong>Hardware used:<\/strong><\/span><\/p>\n<ul>\n<li>Arty A7: Artix-7 FPGA Development Board for Makers and Hobbyists\n<ul>\n<li>Artix A7-100T Edition<\/li>\n<li>$250 USD<\/li>\n<li><a href=\"https:\/\/store.digilentinc.com\/arty-a7-artix-7-fpga-development-board-for-makers-and-hobbyists\/\" target=\"_blank\" rel=\"noopener\">https:\/\/store.digilentinc.com\/arty-a7-artix-7-fpga-development-board-for-makers-and-hobbyists\/<\/a><\/li>\n<\/ul>\n<\/li>\n<\/ul>\n<p><span style=\"text-decoration: underline;\"><strong>Source Repository:<\/strong><\/span><\/p>\n<ul>\n<li><a href=\"https:\/\/github.com\/fpganow\/arty_udp\" target=\"_blank\" rel=\"noopener\">https:\/\/github.com\/fpganow\/arty_udp<\/a><\/li>\n<\/ul>\n<p>[1] &#8211; Load Vivado and change working to directory to where you cloned the repository &#8211; sub directory of vivado<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/01-Change_Directory.png\"><img loading=\"lazy\" decoding=\"async\" class=\"alignnone size-full wp-image-1175\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/01-Change_Directory.png\" alt=\"\" width=\"654\" height=\"363\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/01-Change_Directory.png 654w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/01-Change_Directory-300x167.png 300w\" sizes=\"auto, (max-width: 654px) 100vw, 654px\" \/><\/a><\/p>\n<p>[2] Verify things are okay.<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/02-Dir.png\"><img loading=\"lazy\" decoding=\"async\" class=\"alignnone size-full wp-image-1176\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/02-Dir.png\" alt=\"\" width=\"704\" height=\"588\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/02-Dir.png 704w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/02-Dir-300x251.png 300w\" sizes=\"auto, (max-width: 704px) 100vw, 704px\" \/><\/a><\/p>\n<p>[3] Generate Output Products<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/03-Generate_Output_Products.png\"><img loading=\"lazy\" decoding=\"async\" class=\"alignnone size-full wp-image-1177\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/03-Generate_Output_Products.png\" alt=\"\" width=\"589\" height=\"525\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/03-Generate_Output_Products.png 589w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/03-Generate_Output_Products-300x267.png 300w\" sizes=\"auto, (max-width: 589px) 100vw, 589px\" \/><\/a><\/p>\n<p>[4] Generate Bitstream<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/04-Generate_Bitstream.png\"><img loading=\"lazy\" decoding=\"async\" class=\"alignnone size-full wp-image-1178\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/04-Generate_Bitstream.png\" alt=\"\" width=\"362\" height=\"203\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/04-Generate_Bitstream.png 362w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/04-Generate_Bitstream-300x168.png 300w\" sizes=\"auto, (max-width: 362px) 100vw, 362px\" \/><\/a><\/p>\n<p>[5] Export Hardware<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/05-Export_Hardware.png\"><img loading=\"lazy\" decoding=\"async\" class=\"alignnone size-full wp-image-1179\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/05-Export_Hardware.png\" alt=\"\" width=\"567\" height=\"661\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/05-Export_Hardware.png 567w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/05-Export_Hardware-257x300.png 257w\" sizes=\"auto, (max-width: 567px) 100vw, 567px\" \/><\/a><\/p>\n<p>[6] Include Bitstream<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/06-Export_Hardware_Include_Bitstream.png\"><img loading=\"lazy\" decoding=\"async\" class=\"alignnone size-full wp-image-1181\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/06-Export_Hardware_Include_Bitstream.png\" alt=\"\" width=\"500\" height=\"301\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/06-Export_Hardware_Include_Bitstream.png 500w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/06-Export_Hardware_Include_Bitstream-300x181.png 300w\" sizes=\"auto, (max-width: 500px) 100vw, 500px\" \/><\/a><\/p>\n<p>[7] Launch SDK<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/07-Launch_SDK.png\"><img loading=\"lazy\" decoding=\"async\" class=\"alignnone size-full wp-image-1182\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/07-Launch_SDK.png\" alt=\"\" width=\"357\" height=\"655\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/07-Launch_SDK.png 357w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/07-Launch_SDK-164x300.png 164w\" sizes=\"auto, (max-width: 357px) 100vw, 357px\" \/><\/a><\/p>\n<p>[8] Default Location<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/08-Launch_SDK_Default_Location.png\"><img loading=\"lazy\" decoding=\"async\" class=\"alignnone size-full wp-image-1183\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/08-Launch_SDK_Default_Location.png\" alt=\"\" width=\"419\" height=\"332\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/08-Launch_SDK_Default_Location.png 419w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/08-Launch_SDK_Default_Location-300x238.png 300w\" sizes=\"auto, (max-width: 419px) 100vw, 419px\" \/><\/a><\/p>\n<p>[9] SDK<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/09-SDK-with_Hardware_Platform_Specification.png\"><img loading=\"lazy\" decoding=\"async\" class=\"size-full wp-image-1184 alignright\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/09-SDK-with_Hardware_Platform_Specification.png\" alt=\"\" width=\"1444\" height=\"1090\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/09-SDK-with_Hardware_Platform_Specification.png 1444w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/09-SDK-with_Hardware_Platform_Specification-300x226.png 300w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/09-SDK-with_Hardware_Platform_Specification-1024x773.png 1024w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/09-SDK-with_Hardware_Platform_Specification-768x580.png 768w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/09-SDK-with_Hardware_Platform_Specification-1200x906.png 1200w\" sizes=\"auto, (max-width: 1444px) 100vw, 1444px\" \/><\/a><\/p>\n<p>[10] Create Echo Application<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/10-SDK_Create_lwIP_Echo.png\"><img loading=\"lazy\" decoding=\"async\" class=\"size-full wp-image-1185 alignright\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/10-SDK_Create_lwIP_Echo.png\" alt=\"\" width=\"779\" height=\"668\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/10-SDK_Create_lwIP_Echo.png 779w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/10-SDK_Create_lwIP_Echo-300x257.png 300w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/10-SDK_Create_lwIP_Echo-768x659.png 768w\" sizes=\"auto, (max-width: 779px) 100vw, 779px\" \/><\/a><\/p>\n<p>[11] Select Next, not Finish<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/11-SDK_Select_Next_not_Finish.png\"><img loading=\"lazy\" decoding=\"async\" class=\"size-full wp-image-1186 alignright\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/11-SDK_Select_Next_not_Finish.png\" alt=\"\" width=\"684\" height=\"801\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/11-SDK_Select_Next_not_Finish.png 684w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/11-SDK_Select_Next_not_Finish-256x300.png 256w\" sizes=\"auto, (max-width: 684px) 100vw, 684px\" \/><\/a><\/p>\n<p>[12] Select lwIP Echo Application<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/12-SDK_Select_lwIP.png\"><img loading=\"lazy\" decoding=\"async\" class=\"size-full wp-image-1187 alignright\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/12-SDK_Select_lwIP.png\" alt=\"\" width=\"684\" height=\"801\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/12-SDK_Select_lwIP.png 684w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/12-SDK_Select_lwIP-256x300.png 256w\" sizes=\"auto, (max-width: 684px) 100vw, 684px\" \/><\/a><\/p>\n<p>[13] Replace default main.c<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/13-SDK_Default_main_c.png\"><img loading=\"lazy\" decoding=\"async\" class=\"size-full wp-image-1188 alignright\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/13-SDK_Default_main_c.png\" alt=\"\" width=\"928\" height=\"774\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/13-SDK_Default_main_c.png 928w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/13-SDK_Default_main_c-300x250.png 300w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/13-SDK_Default_main_c-768x641.png 768w\" sizes=\"auto, (max-width: 928px) 100vw, 928px\" \/><\/a><\/p>\n<p>[14] Overwriting it should just work<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/14-SDK_Overwrite_Provided_main_c.png\"><img loading=\"lazy\" decoding=\"async\" class=\"size-full wp-image-1189 alignright\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/14-SDK_Overwrite_Provided_main_c.png\" alt=\"\" width=\"1821\" height=\"889\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/14-SDK_Overwrite_Provided_main_c.png 1821w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/14-SDK_Overwrite_Provided_main_c-300x146.png 300w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/14-SDK_Overwrite_Provided_main_c-1024x500.png 1024w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/14-SDK_Overwrite_Provided_main_c-768x375.png 768w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/14-SDK_Overwrite_Provided_main_c-1536x750.png 1536w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/14-SDK_Overwrite_Provided_main_c-1200x586.png 1200w\" sizes=\"auto, (max-width: 1821px) 100vw, 1821px\" \/><\/a><\/p>\n<p>[15] Find COM Port<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/15-SDK_Find_COM_Port_for_Arty.png\"><img loading=\"lazy\" decoding=\"async\" class=\"size-full wp-image-1190 alignright\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/15-SDK_Find_COM_Port_for_Arty.png\" alt=\"\" width=\"976\" height=\"715\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/15-SDK_Find_COM_Port_for_Arty.png 976w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/15-SDK_Find_COM_Port_for_Arty-300x220.png 300w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/15-SDK_Find_COM_Port_for_Arty-768x563.png 768w\" sizes=\"auto, (max-width: 976px) 100vw, 976px\" \/><\/a><\/p>\n<p>[16] Use Putty to connect<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/16-Putty_Connection_Serial.png\"><img loading=\"lazy\" decoding=\"async\" class=\"size-full wp-image-1191 alignnone\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/16-Putty_Connection_Serial.png\" alt=\"\" width=\"602\" height=\"543\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/16-Putty_Connection_Serial.png 602w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/16-Putty_Connection_Serial-300x271.png 300w\" sizes=\"auto, (max-width: 602px) 100vw, 602px\" \/><\/a><\/p>\n<p>[17] Putty may not show clean output when you first connect<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/17-Putty_Garbled_On_First_Run.png\"><img loading=\"lazy\" decoding=\"async\" class=\"size-full wp-image-1192 alignnone\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/17-Putty_Garbled_On_First_Run.png\" alt=\"\" width=\"885\" height=\"861\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/17-Putty_Garbled_On_First_Run.png 885w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/17-Putty_Garbled_On_First_Run-300x292.png 300w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/17-Putty_Garbled_On_First_Run-768x747.png 768w\" sizes=\"auto, (max-width: 885px) 100vw, 885px\" \/><\/a><\/p>\n<p>[18] First run Program FPGA<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/18-SDK_Program_FPGA_First.png\"><img loading=\"lazy\" decoding=\"async\" class=\"size-full wp-image-1193 alignnone\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/18-SDK_Program_FPGA_First.png\" alt=\"\" width=\"653\" height=\"335\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/18-SDK_Program_FPGA_First.png 653w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/18-SDK_Program_FPGA_First-300x154.png 300w\" sizes=\"auto, (max-width: 653px) 100vw, 653px\" \/><\/a><\/p>\n<p>[19] Use defaults<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/19-SDK_Program_FPGA_Default_Options.png\"><img loading=\"lazy\" decoding=\"async\" class=\"size-full wp-image-1194 alignnone\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/19-SDK_Program_FPGA_Default_Options.png\" alt=\"\" width=\"684\" height=\"652\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/19-SDK_Program_FPGA_Default_Options.png 684w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/19-SDK_Program_FPGA_Default_Options-300x286.png 300w\" sizes=\"auto, (max-width: 684px) 100vw, 684px\" \/><\/a><\/p>\n<p>[20] Program FPGA progress<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/20-SDK_Program_FPGA_Progress.png\"><img loading=\"lazy\" decoding=\"async\" class=\"size-full wp-image-1195 alignnone\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/20-SDK_Program_FPGA_Progress.png\" alt=\"\" width=\"686\" height=\"261\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/20-SDK_Program_FPGA_Progress.png 686w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/20-SDK_Program_FPGA_Progress-300x114.png 300w\" sizes=\"auto, (max-width: 686px) 100vw, 686px\" \/><\/a><\/p>\n<p>[21] SDK Start via Run As<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/21-SDK_Start_via_Run_As.png\"><img loading=\"lazy\" decoding=\"async\" class=\"size-full wp-image-1196 alignnone\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/21-SDK_Start_via_Run_As.png\" alt=\"\" width=\"924\" height=\"808\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/21-SDK_Start_via_Run_As.png 924w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/21-SDK_Start_via_Run_As-300x262.png 300w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/21-SDK_Start_via_Run_As-768x672.png 768w\" sizes=\"auto, (max-width: 924px) 100vw, 924px\" \/><\/a><\/p>\n<p>[22] Putty output continues<\/p>\n<p><a href=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/22-Putty_After_It_Starts.png\"><img loading=\"lazy\" decoding=\"async\" class=\"size-full wp-image-1197 alignnone\" src=\"http:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/22-Putty_After_It_Starts.png\" alt=\"\" width=\"885\" height=\"861\" srcset=\"https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/22-Putty_After_It_Starts.png 885w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/22-Putty_After_It_Starts-300x292.png 300w, https:\/\/fpganow.com\/wp-content\/uploads\/2021\/02\/22-Putty_After_It_Starts-768x747.png 768w\" sizes=\"auto, (max-width: 885px) 100vw, 885px\" \/><\/a><\/p>\n","protected":false},"excerpt":{"rendered":"<p>I got something working &#8211; with live hardware plugged in to my network. I used the larger version of the Arty Artix-7 board, which cost $250 USD, and made my own custom reader for the LabVIEW FPGA Network library.\u00a0 I did not implement network writing features, nor do anything with the payload.\u00a0 Nevertheless, this is &#8230; <a title=\"Okay, Parsing UDP in LabVIEW FPGA Works\" class=\"read-more\" href=\"https:\/\/fpganow.com\/index.php\/2021\/02\/06\/okay-parsing-udp-in-labview-fpga-works\/\" aria-label=\"Read more about Okay, Parsing UDP in LabVIEW FPGA Works\">Read more<\/a><\/p>\n","protected":false},"author":1,"featured_media":0,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_coblocks_attr":"","_coblocks_dimensions":"","_coblocks_responsive_height":"","_coblocks_accordion_ie_support":"","footnotes":""},"categories":[1],"tags":[],"class_list":["post-1171","post","type-post","status-publish","format-standard","hentry","category-uncategorized","masonry-post","generate-columns","tablet-grid-50","mobile-grid-100","grid-parent","grid-50"],"_links":{"self":[{"href":"https:\/\/fpganow.com\/index.php\/wp-json\/wp\/v2\/posts\/1171","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/fpganow.com\/index.php\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/fpganow.com\/index.php\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/fpganow.com\/index.php\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/fpganow.com\/index.php\/wp-json\/wp\/v2\/comments?post=1171"}],"version-history":[{"count":7,"href":"https:\/\/fpganow.com\/index.php\/wp-json\/wp\/v2\/posts\/1171\/revisions"}],"predecessor-version":[{"id":1202,"href":"https:\/\/fpganow.com\/index.php\/wp-json\/wp\/v2\/posts\/1171\/revisions\/1202"}],"wp:attachment":[{"href":"https:\/\/fpganow.com\/index.php\/wp-json\/wp\/v2\/media?parent=1171"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/fpganow.com\/index.php\/wp-json\/wp\/v2\/categories?post=1171"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/fpganow.com\/index.php\/wp-json\/wp\/v2\/tags?post=1171"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}